Integrated Circuit Design : (Record no. 67428)
[ view plain ]
| 000 -LEADER | |
|---|---|
| fixed length control field | 04573cam a2200505 i 4500 |
| 001 - CONTROL NUMBER | |
| control field | 9781003187080 |
| 003 - CONTROL NUMBER IDENTIFIER | |
| control field | FlBoTFG |
| 005 - DATE AND TIME OF LATEST TRANSACTION | |
| control field | 20251030122229.0 |
| 006 - FIXED-LENGTH DATA ELEMENTS--ADDITIONAL MATERIAL CHARACTERISTICS | |
| fixed length control field | m o d |
| 007 - PHYSICAL DESCRIPTION FIXED FIELD--GENERAL INFORMATION | |
| fixed length control field | cr cnu|||unuuu |
| 008 - FIXED-LENGTH DATA ELEMENTS--GENERAL INFORMATION | |
| fixed length control field | 241029s2025 flu eo 000 0 eng d |
| 040 ## - CATALOGING SOURCE | |
| Original cataloging agency | OCoLC-P |
| Language of cataloging | eng |
| Description conventions | rda |
| -- | pn |
| Transcribing agency | OCoLC-P |
| 020 ## - INTERNATIONAL STANDARD BOOK NUMBER | |
| International Standard Book Number | 9781003187080 |
| Qualifying information | (electronic bk.) |
| 020 ## - INTERNATIONAL STANDARD BOOK NUMBER | |
| International Standard Book Number | 1003187080 |
| Qualifying information | (electronic bk.) |
| 020 ## - INTERNATIONAL STANDARD BOOK NUMBER | |
| International Standard Book Number | 9781040133514 |
| Qualifying information | (electronic bk. : EPUB) |
| 020 ## - INTERNATIONAL STANDARD BOOK NUMBER | |
| International Standard Book Number | 1040133517 |
| Qualifying information | (electronic bk. : EPUB) |
| 020 ## - INTERNATIONAL STANDARD BOOK NUMBER | |
| Canceled/invalid ISBN | 9781032033921 |
| 020 ## - INTERNATIONAL STANDARD BOOK NUMBER | |
| Canceled/invalid ISBN | 9781032030791 |
| 020 ## - INTERNATIONAL STANDARD BOOK NUMBER | |
| International Standard Book Number | 9781040133484 |
| Qualifying information | (electronic bk. : PDF) |
| 020 ## - INTERNATIONAL STANDARD BOOK NUMBER | |
| International Standard Book Number | 1040133487 |
| Qualifying information | (electronic bk. : PDF) |
| 024 7# - OTHER STANDARD IDENTIFIER | |
| Standard number or code | 10.1201/9781003187080 |
| Source of number or code | doi |
| 035 ## - SYSTEM CONTROL NUMBER | |
| System control number | (OCoLC)1464076152 |
| 035 ## - SYSTEM CONTROL NUMBER | |
| System control number | (OCoLC-P)1464076152 |
| 050 #4 - LIBRARY OF CONGRESS CALL NUMBER | |
| Classification number | TK7874 |
| 072 #7 - SUBJECT CATEGORY CODE | |
| Subject category code | TEC |
| Subject category code subdivision | 007000 |
| Source | bisacsh |
| 072 #7 - SUBJECT CATEGORY CODE | |
| Subject category code | TJFC |
| Source | bicssc |
| 100 1# - MAIN ENTRY--PERSONAL NAME | |
| Personal name | Yang, Xiaokun, |
| Relator term | author. |
| 9 (RLIN) | 92936 |
| 245 10 - TITLE STATEMENT | |
| Title | Integrated Circuit Design : |
| Remainder of title | IC Design Flow and Project-Based Learning / |
| Statement of responsibility, etc. | Xiaokun Yang. |
| 250 ## - EDITION STATEMENT | |
| Edition statement | First edition. |
| 264 #1 - PRODUCTION, PUBLICATION, DISTRIBUTION, MANUFACTURE, AND COPYRIGHT NOTICE | |
| Place of production, publication, distribution, manufacture | Boca Raton : |
| Name of producer, publisher, distributor, manufacturer | CRC Press, |
| Date of production, publication, distribution, manufacture, or copyright notice | 2025. |
| 300 ## - PHYSICAL DESCRIPTION | |
| Extent | 1 online resource (xlii, 464 pages). |
| 336 ## - CONTENT TYPE | |
| Content type term | text |
| Content type code | txt |
| Source | rdacontent |
| 337 ## - MEDIA TYPE | |
| Media type term | computer |
| Media type code | c |
| Source | rdamedia |
| 338 ## - CARRIER TYPE | |
| Carrier type term | online resource |
| Carrier type code | cr |
| Source | rdacarrier |
| 505 0# - FORMATTED CONTENTS NOTE | |
| Formatted contents note | Chapter 1- Introduction to IC DesignChapter 2- IC Design FlowChapter 3- Introduction to Verilog HDLChapter 4- RTL Design with Verilog HDLChapter 5- Design Simulation with Verilog HDLChapter 6- Synthesis: Matching Verilog HDL with Basic Combinational and Sequential CircuitsChapter 7- FSM DesignChapter 8- FSM-Datapath Design and Bus CommunicationChapter 9- Numerical Hardware Design and IntegrationChapter 10- Streaming and Iterative Design on Numerical HardwareChapter 11- Timing Constraints and High-Speed RTL DesignChapter 12- SoC Design and Integration |
| 520 ## - SUMMARY, ETC. | |
| Summary, etc. | This textbook seeks to foster a deep understanding of the field by introducing the industry integrated circuit (IC) design flow and offering tape-out or pseudo tape-out projects for hands-on practice, facilitating project-based learning (PBL) experiences. Integrated Circuit Design: IC Design Flow and Project-Based Learning aims to equip readers for entry-level roles as IC designers in the industry and as hardware design researchers in academia. The book commences with an overview of the industry IC design flow, with a primary focus on register-transfer level (RTL) design, the automation of simulation and verification, and system-on-chip (SoC) integration. To build connections between RTL design and physical hardware, FPGA (field-programmable gate array) synthesis and implementation is utilized to illustrate the hardware description and performance evaluation. The second objective of this book is to provide readers with practical, hands-on experience through tape-out or pseudo tape-out experiments, labs, and projects. These activities are centered on coding format, industry design rules (synthesizable Verilog designs, clock domain crossing, etc.), and commonly-used bus protocols (arbitration, handshaking, etc.), as well as established design methodologies for widely-adopted hardware components, including counters, timers, finite state machines (FSMs), I2C, single/dual-port and ping-pong buffers/register files, FIFOs, floating-point units (FPUs), numerical hardware (Fourier transform, matrix-matrix multiplication, etc.), direct memory access (DMA), image processing designs, neural networks, and more. The textbook caters to a diverse readership, including junior and senior undergraduate students, as well as graduate students pursuing degrees in electrical engineering, computer engineering, computer science, and related fields. The target audience is expected to have a basic understanding of Boolean Algebra and Karnaugh Maps, as well as prior familiarity with digital logic components such as AND/OR gates, latches, and flip-flops. The book will also be useful for entry-level RTL designers and verification engineers who are embarking on their journey in application-specific IC (ASIC) and FPGA design industry. |
| 588 ## - SOURCE OF DESCRIPTION NOTE | |
| Source of description note | OCLC-licensed vendor bibliographic record. |
| 650 #0 - SUBJECT ADDED ENTRY--TOPICAL TERM | |
| Topical term or geographic name as entry element | |
| 9 (RLIN) | 59299 |
| 650 #7 - SUBJECT ADDED ENTRY--TOPICAL TERM | |
| Topical term or geographic name as entry element | |
| Source of heading or term | bisacsh |
| 9 (RLIN) | 92937 |
| 856 40 - ELECTRONIC LOCATION AND ACCESS | |
| Materials specified | Taylor & Francis |
| Uniform Resource Identifier | <a href="https://www.taylorfrancis.com/books/9781003187080">https://www.taylorfrancis.com/books/9781003187080</a> |
| 856 42 - ELECTRONIC LOCATION AND ACCESS | |
| Materials specified | OCLC metadata license agreement |
| Uniform Resource Identifier | <a href="http://www.oclc.org/content/dam/oclc/forms/terms/vbrl-201703.pdf">http://www.oclc.org/content/dam/oclc/forms/terms/vbrl-201703.pdf</a> |
| 942 ## - ADDED ENTRY ELEMENTS (KOHA) | |
| Koha item type | |
No items available.