Normal view
MARC view
ILAȘ, Mariana Eugenia (Personal Name)
Machine generated authority record.
Work cat.: (UDJG): ILAȘ, Mariana Eugenia, Proiectarea circuitelor integrate digitale folosind limbajul Verilog / , 2011