<?xml version="1.0" encoding="UTF-8"?>
<mods xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xmlns="http://www.loc.gov/mods/v3" version="3.1" xsi:schemaLocation="http://www.loc.gov/mods/v3 http://www.loc.gov/standards/mods/v3/mods-3-1.xsd">
  <titleInfo>
    <title>FPGA EDA</title>
    <subTitle>Design Principles and Implementation</subTitle>
  </titleInfo>
  <name type="personal">
    <namePart>Tu, Kaihui.</namePart>
    <role>
      <roleTerm authority="marcrelator" type="text">creator</roleTerm>
    </role>
    <role>
      <roleTerm type="text">author.</roleTerm>
    </role>
    <role>
      <roleTerm authority="marcrelator" type="code">aut</roleTerm>
    </role>
    <role>
      <roleTerm authority="marcrelator" type="code">http://id.loc.gov/vocabulary/relators/aut</roleTerm>
    </role>
  </name>
  <name type="personal">
    <namePart>Tang, Xifan.</namePart>
    <role>
      <roleTerm type="text">author.</roleTerm>
    </role>
    <role>
      <roleTerm authority="marcrelator" type="code">aut</roleTerm>
    </role>
    <role>
      <roleTerm authority="marcrelator" type="code">http://id.loc.gov/vocabulary/relators/aut</roleTerm>
    </role>
  </name>
  <name type="personal">
    <namePart>Yu, Cunxi.</namePart>
    <role>
      <roleTerm type="text">author.</roleTerm>
    </role>
    <role>
      <roleTerm authority="marcrelator" type="code">aut</roleTerm>
    </role>
    <role>
      <roleTerm authority="marcrelator" type="code">http://id.loc.gov/vocabulary/relators/aut</roleTerm>
    </role>
  </name>
  <name type="personal">
    <namePart>Josipović, Lana.</namePart>
    <role>
      <roleTerm type="text">author.</roleTerm>
    </role>
    <role>
      <roleTerm authority="marcrelator" type="code">aut</roleTerm>
    </role>
    <role>
      <roleTerm authority="marcrelator" type="code">http://id.loc.gov/vocabulary/relators/aut</roleTerm>
    </role>
  </name>
  <name type="personal">
    <namePart>Chu, Zhufei.</namePart>
    <role>
      <roleTerm type="text">author.</roleTerm>
    </role>
    <role>
      <roleTerm authority="marcrelator" type="code">aut</roleTerm>
    </role>
    <role>
      <roleTerm authority="marcrelator" type="code">http://id.loc.gov/vocabulary/relators/aut</roleTerm>
    </role>
  </name>
  <name type="corporate">
    <namePart>SpringerLink (Online service)</namePart>
  </name>
  <typeOfResource>text</typeOfResource>
  <originInfo>
    <place>
      <placeTerm type="code" authority="marccountry">si</placeTerm>
    </place>
    <dateIssued encoding="marc">2024</dateIssued>
    <edition>1st ed. 2024.</edition>
    <issuance>monographic</issuance>
  </originInfo>
  <language>
    <languageTerm authority="iso639-2b" type="code">eng</languageTerm>
  </language>
  <physicalDescription>
    <form authority="marcform">electronic</form>
    <form authority="gmd">electronic resource</form>
    <reformattingQuality>access</reformattingQuality>
    <extent>XIII, 227 p. 151 illus., 140 illus. in color. online resource.</extent>
  </physicalDescription>
  <abstract>This book focuses on FPGA EDA tools, the very foundation of FPGA technology. Instead of illustrating how to use them, this book dives into the tools themselves, revealing how these tools are being designed and how they may improve. Unlike other semiconductors, FPGA has a distinctive two-stage EDA system: chip design EDA and application design EDA.State-of-the-art algorithms, data models and design methodologies/standards are the main concerns of this book, and these will be very helpful for FPGA EDA engineers and researchers to obtain a bird’s eye view of this complicated knowledge system. In the chip design EDA part, full-custom and semicustom methodologies bring up ASIC-like EDA tools, and in the application design EDA side, typical topics including high-level synthesis, logic synthesis, physical implementation, bitstream configuration, etc., are well discussed.</abstract>
  <tableOfContents>Introduction -- Device(Chip Design) Modelling -- Design(Application Design) Modelling -- Power Analysis -- Performance(Timing) Analysis -- Area Analysis -- Semi-custom EDA -- High-Level Synthesis -- Logic Synthesis -- Physical Implementation -- Bitstream Configuration -- Summary and Outlook.</tableOfContents>
  <note type="statement of responsibility">by Kaihui Tu, Xifan Tang, Cunxi Yu, Lana Josipović, Zhufei Chu.</note>
  <subject authority="lcsh">
    <topic>Computer-aided engineering</topic>
  </subject>
  <subject authority="lcsh">
    <topic>Compilers (Computer programs)</topic>
  </subject>
  <subject authority="lcsh">
    <topic>C++ (Computer program language)</topic>
  </subject>
  <subject authority="lcsh">
    <topic>Open source software</topic>
  </subject>
  <subject authority="lcsh">
    <topic>Computer science</topic>
  </subject>
  <subject authority="lcsh">
    <topic>Computer hardware description languages</topic>
  </subject>
  <subject>
    <topic>Computer-Aided Engineering (CAD, CAE) and Design</topic>
  </subject>
  <subject>
    <topic>Compilers and Interpreters</topic>
  </subject>
  <subject>
    <topic>C++</topic>
  </subject>
  <subject>
    <topic>Open Source</topic>
  </subject>
  <subject>
    <topic>Theory and Algorithms for Application Domains</topic>
  </subject>
  <subject>
    <topic>Register-Transfer-Level Implementation</topic>
  </subject>
  <classification authority="lcc">TA345-345.5</classification>
  <relatedItem type="host">
    <titleInfo>
      <title>Springer Nature eBook</title>
    </titleInfo>
  </relatedItem>
  <relatedItem type="otherFormat" displayLabel="Printed edition:"/>
  <relatedItem type="otherFormat" displayLabel="Printed edition:"/>
  <identifier type="isbn">9789819977550</identifier>
  <identifier type="uri">https://doi.org/10.1007/978-981-99-7755-0</identifier>
  <location>
    <url>https://doi.org/10.1007/978-981-99-7755-0</url>
  </location>
  <recordInfo>
    <recordCreationDate encoding="marc">240131</recordCreationDate>
    <recordChangeDate encoding="iso8601">20251030111409.0</recordChangeDate>
    <recordIdentifier source="DE-He213">978-981-99-7755-0</recordIdentifier>
  </recordInfo>
</mods>
