<?xml version="1.0" encoding="UTF-8"?>
<record
    xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
    xsi:schemaLocation="http://www.loc.gov/MARC21/slim http://www.loc.gov/standards/marcxml/schema/MARC21slim.xsd"
    xmlns="http://www.loc.gov/MARC21/slim">

  <leader>02917nam a22003734u 4500</leader>
  <controlfield tag="001">10.1002/9781119819820</controlfield>
  <controlfield tag="003">Wiley</controlfield>
  <controlfield tag="005">20251030120308.0</controlfield>
  <controlfield tag="007">cr nn 008mam|a</controlfield>
  <controlfield tag="008">230804t2023||||xxu    fs|   |0|| 0|eng||</controlfield>
  <datafield tag="020" ind1=" " ind2=" ">
    <subfield code="a">9781119819820</subfield>
    <subfield code="q">electronic</subfield>
  </datafield>
  <datafield tag="024" ind1="7" ind2=" ">
    <subfield code="a">10.1002/9781119819820</subfield>
    <subfield code="2">doi</subfield>
  </datafield>
  <datafield tag="041" ind1=" " ind2=" ">
    <subfield code="a">eng</subfield>
  </datafield>
  <datafield tag="100" ind1="1" ind2=" ">
    <subfield code="a">Bailey, Donald G</subfield>
    <subfield code="4">aut</subfield>
    <subfield code="9">91583</subfield>
  </datafield>
  <datafield tag="245" ind1="1" ind2="0">
    <subfield code="a">Design for Embedded Image Processing on FPGAs</subfield>
    <subfield code="h">[electronic resource]</subfield>
    <subfield code="c">Donald G Bailey</subfield>
  </datafield>
  <datafield tag="250" ind1=" " ind2=" ">
    <subfield code="a">1</subfield>
  </datafield>
  <datafield tag="260" ind1=" " ind2=" ">
    <subfield code="b">Wiley</subfield>
    <subfield code="c">2023</subfield>
  </datafield>
  <datafield tag="264" ind1=" " ind2="1">
    <subfield code="b">Wiley</subfield>
    <subfield code="c">2023</subfield>
  </datafield>
  <datafield tag="300" ind1=" " ind2=" ">
    <subfield code="a">496pp.;</subfield>
  </datafield>
  <datafield tag="336" ind1=" " ind2=" ">
    <subfield code="a">text</subfield>
    <subfield code="b">txt</subfield>
    <subfield code="2">rdacontent</subfield>
  </datafield>
  <datafield tag="337" ind1=" " ind2=" ">
    <subfield code="a">computer</subfield>
    <subfield code="b">c</subfield>
    <subfield code="2">rdamedia</subfield>
  </datafield>
  <datafield tag="338" ind1=" " ind2=" ">
    <subfield code="a">online resource</subfield>
    <subfield code="b">cr</subfield>
    <subfield code="2">rdacarrier</subfield>
  </datafield>
  <datafield tag="347" ind1=" " ind2=" ">
    <subfield code="a">text file</subfield>
    <subfield code="2">rdaft</subfield>
  </datafield>
  <datafield tag="347" ind1=" " ind2=" ">
    <subfield code="b">PDF</subfield>
  </datafield>
  <datafield tag="520" ind1=" " ind2=" ">
    <subfield code="a">Design for Embedded Image Processing on FPGAs Bridge the gap between software and hardware with this foundational design reference Field-programmable gate arrays (FPGAs) are integrated circuits designed so that configuration can take place. Circuits of this kind play an integral role in processing images, with FPGAs increasingly embedded in digital cameras and other devices that produce visual data outputs for subsequent realization and compression. These uses of FPGAs require specific design processes designed to mediate smoothly between hardware and processing algorithm. Design for Embedded Image Processing on FPGAs provides a comprehensive overview of these processes and their applications in embedded image processing. Beginning with an overview of image processing and its core principles, this book discusses specific design and computation techniques, with a smooth progression from the foundations of the field to its advanced principles. Readers of the second edition of Design for Embedded Image Processing on FPGAs will also find: Detailed discussion of image processing techniques including point operations, histogram operations, linear transformations, and more New chapters covering Deep Learning algorithms and Image and Video Coding Example applications throughout to ground principles and demonstrate techniques Design for Embedded Image Processing on FPGAs is ideal for engineers and academics working in the field of Image Processing, as well as graduate students studying Embedded Systems Engineering, Image Processing, Digital Design, and related fields.</subfield>
  </datafield>
  <datafield tag="650" ind1=" " ind2="4">
    <subfield code="a">Image and Video Processing</subfield>
  </datafield>
  <datafield tag="650" ind1=" " ind2="4">
    <subfield code="a">Embedded Systems &amp; Smart Cards</subfield>
    <subfield code="9">91584</subfield>
  </datafield>
  <datafield tag="650" ind1=" " ind2="4">
    <subfield code="a">Computer Engineering</subfield>
  </datafield>
  <datafield tag="776" ind1="0" ind2="8">
    <subfield code="i">Printed edition:</subfield>
    <subfield code="z">9781119819790</subfield>
  </datafield>
  <datafield tag="856" ind1="4" ind2="0">
    <subfield code="u">https://doi.org/10.1002/9781119819820</subfield>
    <subfield code="a">Wiley Online Library</subfield>
  </datafield>
  <datafield tag="856" ind1="4" ind2="0">
    <subfield code="u">https://onlinelibrary.wiley.com/action/showBook?doi=10.1002%2F9781119819820</subfield>
    <subfield code="a">Wiley Online Library</subfield>
  </datafield>
  <datafield tag="856" ind1="4" ind2="2">
    <subfield code="3">Cover Image</subfield>
    <subfield code="u">https://onlinelibrary.wiley.com/cms/asset/d857960c-c61b-4c54-b5c5-76be41b2f372/9781119819820.cover.gif</subfield>
    <subfield code="a">Wiley Online Library</subfield>
  </datafield>
  <datafield tag="999" ind1=" " ind2=" ">
    <subfield code="c">67005</subfield>
    <subfield code="d">67005</subfield>
  </datafield>
</record>
