<?xml version="1.0" encoding="UTF-8"?>
<record
    xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
    xsi:schemaLocation="http://www.loc.gov/MARC21/slim http://www.loc.gov/standards/marcxml/schema/MARC21slim.xsd"
    xmlns="http://www.loc.gov/MARC21/slim">

  <leader>03198nam a22003854u 4500</leader>
  <controlfield tag="001">10.1002/9781119909071</controlfield>
  <controlfield tag="003">Wiley</controlfield>
  <controlfield tag="005">20251030120319.0</controlfield>
  <controlfield tag="007">cr nn 008mam|a</controlfield>
  <controlfield tag="008">231226t2024||||xxu    fs|   |0|| 0|eng||</controlfield>
  <datafield tag="020" ind1=" " ind2=" ">
    <subfield code="a">9781119909071</subfield>
    <subfield code="q">electronic</subfield>
  </datafield>
  <datafield tag="024" ind1="7" ind2=" ">
    <subfield code="a">10.1002/9781119909071</subfield>
    <subfield code="2">doi</subfield>
  </datafield>
  <datafield tag="041" ind1=" " ind2=" ">
    <subfield code="a">eng</subfield>
  </datafield>
  <datafield tag="100" ind1="1" ind2=" ">
    <subfield code="a">Rhee, Woogeun</subfield>
    <subfield code="4">aut</subfield>
    <subfield code="9">92157</subfield>
  </datafield>
  <datafield tag="245" ind1="1" ind2="0">
    <subfield code="a">Phase&#x2010;Locked Loops</subfield>
    <subfield code="b">System Perspectives and Circuit Design Aspects</subfield>
    <subfield code="h">[electronic resource]</subfield>
    <subfield code="c">Woogeun Rhee, Zhiping Yu</subfield>
  </datafield>
  <datafield tag="250" ind1=" " ind2=" ">
    <subfield code="a">1</subfield>
  </datafield>
  <datafield tag="260" ind1=" " ind2=" ">
    <subfield code="b">Wiley</subfield>
    <subfield code="c">2024</subfield>
  </datafield>
  <datafield tag="264" ind1=" " ind2="1">
    <subfield code="b">Wiley</subfield>
    <subfield code="c">2024</subfield>
  </datafield>
  <datafield tag="300" ind1=" " ind2=" ">
    <subfield code="a">384pp.;</subfield>
  </datafield>
  <datafield tag="336" ind1=" " ind2=" ">
    <subfield code="a">text</subfield>
    <subfield code="b">txt</subfield>
    <subfield code="2">rdacontent</subfield>
  </datafield>
  <datafield tag="337" ind1=" " ind2=" ">
    <subfield code="a">computer</subfield>
    <subfield code="b">c</subfield>
    <subfield code="2">rdamedia</subfield>
  </datafield>
  <datafield tag="338" ind1=" " ind2=" ">
    <subfield code="a">online resource</subfield>
    <subfield code="b">cr</subfield>
    <subfield code="2">rdacarrier</subfield>
  </datafield>
  <datafield tag="347" ind1=" " ind2=" ">
    <subfield code="a">text file</subfield>
    <subfield code="2">rdaft</subfield>
  </datafield>
  <datafield tag="347" ind1=" " ind2=" ">
    <subfield code="b">PDF</subfield>
  </datafield>
  <datafield tag="520" ind1=" " ind2=" ">
    <subfield code="a">Phase-Locked Loops Discover the essential materials for phase-locked loop circuit design, from fundamentals to practical design aspects A phase-locked loop (PLL) is a type of circuit with a range of important applications in telecommunications and computing. It generates an output signal with a controlled relationship to an input signal, such as an oscillator which matches the phases of input and output signals. This is a critical function in coherent communication systems, with the result that the theory and design of these circuits are essential to electronic communications of all kinds. Phase-Locked Loops: System Perspectives and Circuit Design Aspects provides a concise, accessible introduction to PLL design. It introduces readers to the role of PLLs in modern communication systems, the fundamental techniques of phase-lock circuitry, and the possible applications of PLLs in a wide variety of electronic communications contexts. The first book of its kind to incorporate modern architectures and to balance theoretical fundamentals with detailed design insights, this promises to be a must-own text for students and industry professionals. The book also features: Coverage of PLL basics with insightful analysis and examples tailored for circuit designers Applications of PLLs for both wireless and wireline systems Practical circuit design aspects for modern frequency generation, frequency modulation, and clock recovery systems Phase-Locked Loops is essential for graduate students and advanced undergraduates in integrated circuit design, as well researchers and engineers in electrical and computing subjects.</subfield>
  </datafield>
  <datafield tag="650" ind1=" " ind2="4">
    <subfield code="a">Circuit Theory &amp; Design</subfield>
  </datafield>
  <datafield tag="650" ind1=" " ind2="4">
    <subfield code="a">Systems Engineering &amp; Management</subfield>
  </datafield>
  <datafield tag="650" ind1=" " ind2="4">
    <subfield code="a">Electric Power Electronics</subfield>
  </datafield>
  <datafield tag="653" ind1="0" ind2="0">
    <subfield code="a">Circuit design; electronic engineering; telecommunications; variable frequency oscillator; noise coupling; integrated circuits; coherent communication systems; solid-state circuits; wireless communication; wireline communication</subfield>
  </datafield>
  <datafield tag="700" ind1="1" ind2=" ">
    <subfield code="a">Yu, Zhiping</subfield>
    <subfield code="4">aut</subfield>
    <subfield code="9">92158</subfield>
  </datafield>
  <datafield tag="776" ind1="0" ind2="8">
    <subfield code="i">Printed edition:</subfield>
    <subfield code="z">9781119909040</subfield>
  </datafield>
  <datafield tag="856" ind1="4" ind2="0">
    <subfield code="u">https://onlinelibrary.wiley.com/action/showBook?doi=10.1002%2F9781119909071</subfield>
    <subfield code="a">Wiley Online Library</subfield>
  </datafield>
  <datafield tag="856" ind1="4" ind2="2">
    <subfield code="3">Cover Image</subfield>
    <subfield code="u">https://onlinelibrary.wiley.com/cms/asset/9fbd2967-d0d4-4f5a-9e4f-495fa11f76bc/9781119909071.cover.gif</subfield>
    <subfield code="a">Wiley Online Library</subfield>
  </datafield>
  <datafield tag="999" ind1=" " ind2=" ">
    <subfield code="c">67244</subfield>
    <subfield code="d">67244</subfield>
  </datafield>
</record>
